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Abstract—In order to handle mixed criticality flows in a real-
time embedded network, switched Ethernet with Quality of
Service (QoS) facilities has become a popular solution. Deficit
Round Robin (DRR) is such a QoS facility. Worst-Case Traversal
Time (WCTT) analysis is mandatory for such systems, in order
to ensure that end-to-end delay constraints are met. Network
Calculus is a classical approach to achieve this WCTT analysis.
A solution has been proposed for switched Ethernet with DRR. It
computes pessimistic upper bounds on end-to-end latencies. This
pessimism is partly due to the fact that the scheduling of flows
by end systems is not considered in the analysis. This scheduling
can be modeled by offsets between flows. This modeling has been
integrated in WCTT analysis of switched Ethernet with First In
First Out (FIFO) scheduling. It leads to a significant reduction
of delay upper bounds.
The contribution of this paper is to integrate the offsets in the
WCTT analysis for switched Ethernet with DRR and to evaluate
the reduction on delay upper bounds, considering a realistic case
study.
Index Terms—Network Calculus, DRR, Offset, Switched Eth-
ernet
I. INTRODUCTION
Switched Ethernet has become a popular solution in the
context of embedded systems. For example, the Avionics Full
DupleX switched Ethernet network (AFDX) is the de facto
standard for the transmission of critical avionics flows. It
implements a First-in First-out (FIFO) service discipline in
switch output ports. Actually, two priority levels are available,
but they are rarely used. In this avionics context, a Worst-
Case Traversal Time (WCTT) analysis is mandatory, in order
to ensure that timing constraints are respected. Network Cal-
culus (NC) is classically used for this WCTT analysis [1]. It
considers FIFO scheduling. This approach gives pessimistic
upper bounds on end-to-end latencies, due to over estimation
of network traffic and under estimation of network service for
the reason of mathematical feasibility. These upper bounds can
be significantly reduced by taking into account the scheduling
of flows by source end systems. Indeed NC approach in [1]
makes no assumption on this scheduling. Thus it considers
the worst-case scenario. Taking into account this scheduling
comes to associate an offset to each flow. NC approach in
[1] has been extended with offsets in [2]. Since end systems
interconnected by an AFDX network are not synchronized,
offsets are defined between flows generated by the same
end system. The approach in [2] leads to significantly lower
delay upper bounds (more than 40 % on a typical industrial
configuration). This extended approach can be applied with
any offset assignment algorithm. In literature the effect of
offset integration in different networks is shown, for instance,
[3] shows the effect of offset integration in FIFO and Priority
Queue in the context of CAN network. A response time
analysis is also done in [4], [5], [6] for CAN messages with
offset.
The fact that worst-case scenarios have a very low probabil-
ity to occur leads to a very lightly loaded network. Typically,
less than 10 % of the available bandwidth is used for the trans-
mission of avionics flows on an AFDX network embedded
in an aircraft. One solution to improve the utilization of the
network is to introduce Quality of Service (QoS) mechanisms.
Deficit Round Robin (DRR) is such a mechanism and it is
envisioned for future avionics networks.
DRR scheduling was proposed in [7] in order to achieve fair
sharing of network resources among the flows and it is well-
known for its low complexity O(1), under specific constraints,
but an undeniable latency. In literature [8], [9], [10], [11]
a significant improvement in latency and fairness have been
proposed along with some implementation techniques while
still preserving O(1) complexity.
A WCTT analysis for DRR has been proposed in [9]. It is
based on network calculus and it doesn’t make any assumption
on the scheduling of flows by end systems.
The first goal of this paper is to integrate offsets in the
WCTT analysis for DRR in [9]. This integration is done in
the same way as in [2]. The second goal of the paper is
to evaluate the reduction brought by offsets on delay upper
bounds, considering a realistic case study.
The paper is organized as follows. Section II presents the
context of the study. It includes a description of network and
flow models (II-A), DRR scheduling policy (II-B) and its
latency (II-C), recall of NC approach (II-D) and delay bound
computation using NC (II-D3). In section III, we present a
method to integrate offset in NC. Section IV shows results
on a case study based on a realistic industrial configuration.
Section V concludes the paper and gives directions for future
works.
II. CONTEXT
A. Network model
This paper considers a real-time switched Ethernet network.
The switched Ethernet network interconnects a set of end
systems by full duplex links, defined by IEEE 803.1e., with
maximum transmission rate of R Mbps. A flow vi from each
end system is forwarded through output port h of switch Sj
in its path based on a predefined forwarding table. A set
of buffers in each output port is managed by a scheduler
supporting a scheduling policy like First-In-First-Out (FIFO),
Fixed Priority (FP) queuing or Round Robin (RR) etc. In
this paper, we consider that the network uses Deficit Round
Robin (DRR) scheduler at each output port. An example of
such network is shown in Figure 1 which interconnects 5
end systems (e1 . . . e5) to transfer 13 flows (v1 . . . v13) via
3 switches (S1 . . . S3). Each link provides a bandwidth of
R = 100Mbps. Table I shows the temporal characteristic of
each flow. Each flow vi from a source end system initiate
a sequence of frames according to the minimum inter-arrival
duration Ti imposed by a traffic shaping technique. The size
of each frame of flow vi is constrained by a maximum frame
length (lmaxi ) and a minimum frame length (l
min
i ). Each flow
vi follows a predefined path Pi from its source end system till
its last visited output port, and then arrives at its destination
end system.
S1
S2
S3
e1
e2
e3
e4
e5
v1 v2 v3
v5 v6 v7 v8
v9 v10 v11 v12
v13
v1 v8
v9 v13
v1 ... v13
1
1
1
...
...
v4
Fig. 1: Network Configuration
TABLE I: Network Flow Configuration
Flows vi Ti(msec) l
max
i (byte) l
min
i (byte)
v7, 2 500 125
v3, 2 500 250
v13,v4 2 1000 500
v2,v12, 4 750 125
v5, 4 750 500
v1,v11, 8 500 125
v6, 8 750 125
v9, 16 750 125
v8,v10, 32 1000 500
Table II show the DRR scheduler configuration at each
output port
B. Deficit round robin scheduler
Deficit Round Robin (DRR) was designed in [7] to achieve
a better quality of service by fair sharing of available network
bandwidth among the flows. DRR is basically a variation of
TABLE II: DRR scheduler configuration
Class Cx Flows vi Qx (byte) l
max
i (byte) l
min
i (byte)
C1 v1 v5 v9 v13 1999 1000 125
C2 v4 v6 v7 v10 v11 1999 1000 125
C3 v2 v3 v8 v12 1999 1000 125
Weighted Round Robin (WRR) which allows sharing of server
bandwidth among variable length flow packets. A DRR sched-
uler divides the flow traffic based on few predefined classes
and serves each class sequentially based on the presence of a
pending flow in a class buffer and the credit assigned to the
class. The DRR service cycle is divided into rounds. In each
round all the active classes are served. A class is said to be
active when it has some flow packet waiting in output port
buffer to be transmitted. The basic idea of DRR is to assign
a credit quantum Qhx to each class Cx at each switch output
port h. Qhx is the number of bytes allocated to class Cx in
each round at port h. The quantum assigned to a class should
be at least the maximum frame size lmaxx of class Cx flows
at port h. At any time, an active class can receive service of
Qhx bytes plus a deficit ∆
h
x from previous round. Each time
when a class Cx is selected by the scheduler, Q
h
x is added
to its deficit ∆hx. As long as a Cx queue is not empty and
the remaining credit is larger than the size of the head-of-line
packet, this packet is transmitted and the credit is reduced by
this packer size. Thus the scheduler moves to the next active
class when either Cx queue is empty or there is not enough
credit to serve the next packet. In the former case, there is no
deficit for the next round, i.e. ∆hx = 0. In the latter one, the
remaining credit is kept as a deficit ∆hx.
Algorithm 1 shows an implementation of DRR at a switch
output port h with n traffic classes. First deficit is set to 0 for
each class (lines 1-3). Then queues are selected in round robin
order (lines 4-16). Empty queues are ignored in each round
(line 6). Each non-empty queue is credited by Qhx added to
its previous deficit ∆hx (line 7). The packets are sent as long
as the queue is not empty and the deficit is larger than the
head-of-line packet (line 8-12). If the queue becomes empty,
the deficit is reset to 0 (lines 13-14).
C. Deficit round robin scheduler latency
A DRR scheduler serving n active classes at a given output
port h defines a long-term service rate ρhx to the class Cx,
which can be computed by:
ρhx =
Qhx∑
1≤j≤n
Qhj
×R (1)
It is worth noting that this is a long-term service rate for
class Cx, the actual service rate could be different on a smaller
interval. The actual service rate can be given by the stair case
curve shown in Figure 2. The DRR scheduler latency Θhx
experienced by a class Cx flows at output port h is defined
as the delay before Cx packets are served at their long-term
service rate. Before the class Cx starts receiving its service at
its long term service rate, it could wait for a cumulative latency
Algorithm 1: DRR Algorithm
Input: Per flow quantum: Qh1 . . . Q
h
n (Integer)
Data: Per flow deficit: ∆h1 . . .∆
h
n (Integer)
Data: Counter: i (Integer)
1 for i = 1 to n do
2 ∆hi ← 0 ;
3 end
4 while true do
5 for i = 1 to n do
6 if notempty(i) then
7 ∆hi ← ∆
h
i +Q
h
i ;
8 while (notempty(i)) and
(size(head(i)) ≤ ∆hi ) do
9 send(head(i));
10 ∆hi ← ∆
h
i − size(head(i));
11 removeHead(head(i));
12 end
13 if empty(i) then
14 ∆hi ← 0
15 end
16 end
due to the nature of the DRR scheduling. This cumulative
latency has been characterized in [8] and considered as two
parts:
• The delay Xhx before class Cx receives service for the
first time.
• Another delay Y hx before class Cx receives service at
long-term service rate, if it was served at reduced rate in
the first round.
The delay Xhx is due to the fact that if a class Cx flow
arrives at the output port at an instant when it just missed its
turn to be served in the present round, then it must wait for
the next turn. It is shown in [8] that this delay is maximized
when class Cx has to wait for all the other classes which are
being served with the maximum transmission capacity. This
maximum delay is computed as:
Xhx =
∑
j=1,2,...n
j 6=x
(Qhj +∆
max,h
j )
R
(2)
Where ∆max,hj is the maximum deficit of class Cj at node
h. Since, in any DRR schedule round, class Cj packets are
served as long as the remaining credit is not smaller than the
size of the head-of-line packet, thus the maximum deficit will
always be smaller than the size of the largest packet l
max,h
j
of class Cj flows.
∆max,hj = l
max,h
j − 1 (3)
The delay Y hx is based on the fact that class Cx might
receive minimum service in the first round, i.e. it might be
served at less than its guaranteed long-term service rate and
it has to wait for the next turn to get its long-term service
rate. According to [8], this delay is maximized when class Cx
receives minimum service and all the other classes receives
maximum service in first round. For a class Cx, the minimum
used service is considered to happen when the maximum credit
deficit ∆max,hx is left after its opportunity. Thus, minimum
service received by any class Cx at port h is computed by:
minimum service = Qhx −∆
max,h
x
Whereas the maximum service is when all the credit is
consumed by the given class.
Thus, the delay Y hx for the class Cx flows can be computed
by:
Y hx =
∆max,hx
R


nh∑
j=1
Qhj −Q
h
x
Qhx


(4)
For further explanation on derivation of equation(4), readers
can refer to [8]. Finally, the DRR scheduler latency Θhx
experienced by a class Cx flows at output port h is given
by:
Θhx = X
h
x + Y
h
x (5)
D. Existing network calculus approach for end-to-end delay
calculation
In this section we summarize the worst case traversal
time (WCTT) analysis for DRR with Network Calculus (NC)
modeled in [9].
The NC theory is based on the (min, +) algebra. It has
been proposed for worst-case backlog and delay analysis in
networks [12]. It models the traffic and network elements by
piecewise linear curves called arrival curves and service curves
respectively.
1) Arrival Curve: In NC, an arrival curve represents an
over-estimation of the traffic of a flow vi at an output port h.
At any instant t, an arrival curve can be used to model a flow
vi at its source end system as:
αhi (t) = (ri × t) + bi, for t > 0 and 0 otherwise
with flow arrival rate ri =
lmaxi
Ti
and burst bi = l
max
i , where Ti
is the minimum inter-frame arrival time of flow vi. A frame
of flow vi can experience jitter due to the fact that it can
be delayed by other frames before it arrives at a port h. This
jitter can be integrated into the arrival curve by left shifting the
curve by jitter value, for more information on jitter integration
readers can refer to [1].
In a DRR scheduler, the arrival traffic of a class Cx at an
output port h is due to the queuing of different flows from
class Cx, thus the class Cx traffic can be defined by an overall
arrival curve which is the sum of individual arrival curves of
each flow and is given by:
αhCx(t) =
∑
i∈Fh
Cx
αhi (t) (6)
where FhCx is the set of Cx flows traversing port h.
2) Service Curve:: In NC, a switch output port h with
maximum service rate R bits/sec and switching latency sl is
modeled by a service curve:
βh(t) = R[t− sl]+
where [a]+ means max{a, 0}.
In a DRR scheduler, the service is shared by all the DRR
classes at the output port h and each class Cx receives a
fraction of maximum service rate R based on the assigned
quantum Qhx as shown in equation (1). Moreover, a class Cx
experiences the DRR scheduler latency Θhx given by equation
(5). Therefore, the residual service to each class Cx is given
by:
βhCx(t) = ρ
h
x[t−Θ
h
x − sl]
+ (7)
In DRR scheduler, as the class Cx flows alternate between
being served and waiting for DRR opportunity, the actual
service curve is a staircase curve but, for computation reasons,
the NC approach considers a convex curve given by equation
(7) which is an under-estimation of this actual staircase curve
This curve is also shown in Figure 2.
Qhx −∆
max,h
x
Qhx
Qhx
ρhx
1
1
R
Θhx
Xhx Y
h
x
n∑
j=1
j 6=x
(Qhj+∆
max,h
j
)
R
n∑
j=1
j 6=x
Qhj+Q
h
x−∆
max,h
x
R
n∑
j=1
Qhj
R
t
(µsec)
bits
βhx
Fig. 2: NC DRR Service Curve
3) End-to-end delay bound: At a switch output port h,
the delay experienced by a class Cx flow vi is bounded
by maximum horizontal difference between the arrival curve
αhCx(t) and the service curve β
h
Cx
, and it is computed by:
Dhi = sup
s≥0
(
inf{τ ≥ 0|αhCx(s) ≤ β
h
Cx
(s+ τ)}
)
(8)
A dataflow computation is implemented. At each output port,
the output traffic curve for each flow is obtained by shifting
to the left the input curve by the jitter in the port. This jitter
is the maximum waiting time in the port buffer.
At the end of the process, the end-to-end delay upper bound
of a class Cx flow vi is computed by adding delays in switch
output ports:
DETEi =
∑
h∈Pi
Dhi (9)
III. INTEGRATING OFFSET IN NC FOR DRR SCHEDULER
The computation summarized in previous section makes no
assumption on the scheduling of flows by the end systems.
Thus, it assumes, for any flow, the scheduling which max-
imizes the waiting delay in output buffers. This worst-case
scheduling is modeled by Equation 6. Thus, it considers a
burst of traffic where there is one frame from each flow at the
same instant. This situation is most of the time impossible,
since an end system distributes frame generations over time
in order to produce temporal separation between transmission
of frames. Such temporal separation is classically modeled by
the assignment of an offset to each flow. In NC, the integration
of offsets affect the computation of arrival curves. The offset
integration in NC was first proposed in [2] for First-In-First-
Out (FIFO) scheduler. In this paper we extend this approach
for DRR schedulers.
A. DRR scheduling with offset at source end system
Scheduling of the flows emitted by a given end system is
characterized by the assignment of offsets which constrain
the release times of flows and, consequently, their arrivals at
switch output ports.
In the context of FIFO, [2] defines two kinds of offsets:
• definite offset Oeid,m is the release time of the first frame
of a flow vm at its source end system ei,
• Relative offset Ohr,m,n at an output port h is the minimum
time interval between the arrival time of a frame fm from
a benchmark flow vm in a port h and the arrival time of
a following frame fn from flow vn in the same port h.
Definite offsets are fixed by scheduling of flows by end sys-
tems, while Relative offsets are computed from this scheduling.
The computation of a Relative offset Ohr,m,n depends on the
considered port h.
In a source end system port, it is implemented by consider-
ing all frame generations within a time interval which includes
all possible situations (e.g. twice the least common multiple of
flow periods). Ohr,m,n is the smallest possible duration between
one frame from vm and one frame from vn within this interval.
For details about the computation of offset at source end
system readers can refer to the algorithm given in [2].
In a switch output port, the computation of Relative offset
Ohr,m,n has to take into account flow jitters. Typically, fm
delay between the source end system and the considered
switch output port can be longer than fn delay, leading to
a smaller Relative offset. From [2] Ohr,m,n in node h is
computed by considering that fm experiences its maximum
delay Dei,hmax,m between its emission at source end system ei till
its arrival at output port h, while fn experiences its minimum
delay D
ei,h
min,n. Thus, O
h
r,m,n is given by:
Ohr,m,n = O
ei
r,m,n +D
ei,h
min,n −D
ei,h
max,m (10)
Since fm and fn share the same input link of h, they are
serialized and, hence, the RelativeOffset between fm and
fn cannot be less than the transmission time of fm, denoted
by trm. Then:
Ohr,m,n = max {O
h
r,m,n, trm}
[2] implements offset computation on a per end system
basis. Indeed, with FIFO, all the flows generated by a given
end system share the same bandwidth. Considering DRR,
each class is considered separately and it gets a dedicated
bandwidth. Therefore, for each end system, the effect of offsets
is applied on a class by class basis.
It has to be noted that offsets cannot be defined between
flows from different source end systems, since there is no
common clock between end systems.
Let’s consider the network configuration in Figure 1. For
the rest of the paper, we assume the definite offsets for flows
at their respective end system as given in Table III.
TABLE III: Definite Offset computation results for source end
systems in Figure 1
vk O
ei
d,k
(µs) vk O
ei
d,k
(µs) vk O
ei
d,k
(µs) vk O
ei
d,k
(µs)
v1 1500 v5 1000 v9 6000 v13 0
v2 500 v6 3000 v10 14000
v3 1000 v7 0 v11 2000
v4 0 v8 7000 v12 0
TABLE IV: Offset computation results for port S11 in Figure
1
vk
O
S1
r,k,m
(µs)
v1 v2 v3 v4
v1 - 2300.48 780.48 40
v2 220.48 - 60 760.48
v3 40 2740.48 - 260.48
v4 660.48 80 160.48 -
v5 v6 v7 v8
v5 - 1240.48 220.48 1260.48
v6 1240.48 - 220.48 3260.48
v7 240.48 240.48 - 260.48
v8 1180.48 3180.48 160.48 -
Figure 3 illustrates the temporal separation of class C2 flows
v6 and v7 frames due to relative offset at e1, S
1
1 and S
1
3 .
t(µs)Oe1r,6,7 = 1000
v6 v7
v4 v6 v7
v10 v6 v7
O
S11
r,6,7 = 220.48
O
S13
r,6,7 = 60
t(µs)
t(µs)
v6 v7
v4 v6 v7
v10 v6 v7
e1
S11
S13
e1
S11
S13
t(µs)Oe1r,7,6 = 3000
v7 v6
v4 v7 v6
v10 v7 v6
O
S11
r,7,6 = 240.48
O
S13
r,7,6 = 40
t(µs)
t(µs)
v7 v6
v4 v7 v6
v10 v7 v6
Fig. 3: Relative offset of v6 and v7
In order to compute Relative offsets at switch output ports,
we need to compute flow delays till these ports. This compu-
tation takes into account offsets in previous ports. It is detailed
in the following section.
B. Delay computation
In [2], an aggregation technique is used to integrate offset
in NC. In DRR scheduler, flows of each class Cx, from same
source end system, can be aggregated as a single flow. This is
valid because the flows of a class Cx transmitted from same
source end system are affected by temporal separation and
share the same bandwidth. The aggregation technique takes
into account the relative offset between the class Cx flows.
Now, we show delay computation through an example given
in Figure 1.
Let us calculate the node delay at output port S11 for class
C2 flow v6. At an output port h the overall arrival curve α
h
Cx
of a class Cx flows can be computed as :
a) Step 1: Make i subsets SSi of class Cx flows, based
on the flows sharing same source end system.
Since the arrival traffic at S11 from class C2 is due to flows
v6, v7 and v4 and since v6 and v7share the same source node
e2, they belong to a subset SS1 = {v6, v7}. Whereas, v4 from
source node e1 belongs to another subset SS2 = {v4}.
b) Step 2: Aggregate the flows of each subset SSi as
one flow and characterize its arrival curve αhSSi .
Based on the configuration given in Table I, definite offset
given in Table III and the relative offset computed using equa-
tion (10) we have O
S1
1
r,6,7 = 220.48µsec, O
S1
1
r,7,6 = 240.48µsec.
The arrival curve of subset SS1 is
α
S1
1
SS1
= max{α
S1
1
v6{v7}
, α
S1
1
v7{v6}
}
where, αh
m{n} is the arrival curve obtained when flow vm ar-
rives before flow vn at output port h, with temporal separation
of Ohr,m,n. This curve is shown in Figure 4 and Figure 5.
In subset SS2, since there is only one flow v4, the overall
arrival curve is the same as the arrival curve of flow v4 at port
S11 , thus
α
S1
1
SS2
= α
S1
1
v4
O
S1
1
r,6,7 = 220.48
t
µsec
α
S1
1
v7
α
S1
1
v6
α
S1
1
v6{v7}
r7 = 2
r6 = 0.75
r = r6 + r7 = 2.75
b6 = 6569.6
b7 = 5559
b6 + b7
bits
−r7 ∗O
S1
1
r,6,7
= 11687.64
O
S1
1
r,7,6 = 240.48
t
µsec
α
S1
1
v6
α
S1
1
v7
α
S1
1
v7{v6}
r6 = 0.75
r7 = 2
r = r7 + r6 = 2.75
b7 = 5559
b6 = 6569.6
b7 + b6
bits
−r6 ∗O
S1
1
r,7,6
= 11948.24
(a) arrival curve α
S1
1
v6{v7}
(b) arrival curve α
S1
1
v7{v6}
Fig. 4: Possible arrival curves for subset SS1
c) Step 3: The overall arrival curve is the sum of the
arrival curve of each subset, i.e. αhCx =
i∑
j=0
αhSSj .
Thus, we have α
S1
1
C2
= α
S1
1
SS1
+ α
S1
1
SS2
as shown in Figure 6.
The service curve β
S1
1
C2
for class C2 flows at output port
S11 can be computed using equation (7), which is also shown
O
S1
1
r,6,7 = 220.48 tµsec
α
S1
1
v6{v7}
6569.6
bits
O
S1
1
r,7,6 = 240.48
α
S1
1
v7{v6}
5559
α
S1
1
SS1
= max {α
S1
1
v6{v7}
, α
S1
1
v7{v6}
}
t
µsec
α
S1
1
SS2
b4=11198
bits
r4=4
(a) aggregated curve α
S1
1
SS1
(b) aggregated curve α
S1
1
SS2
Fig. 5: Aggregated arrival curves at S11
in Figure 6. Now with this overall arrival curve α
S1
1
C2
and
the service curve β
S1
1
C2
, we can compute the delay D
S1
1
v6 using
equation (8), which gives D
S1
1
v6 = 3809.82µsec.
t
µsec
6569.6
bits
α
S1
1
SS1
O
S1
1
r,6,7 = 220.48
O
S1
1
r,7,6 = 240.48
α
S1
1
SS2
11198
17767.6
α
S1
1
C2
t
µsec
17767.6
bits α
S1
1
C2
β
S1
1
C2
D
S1
1
v6 = 3809.82
(a) Overall arrival curve α
S1
1
C2
(b) Delay at S11
Fig. 6: Overall curve & Node delay
Figure 7 shows comparison of end to end delay computation
results, for network given in Figure 1, using classical NC
approach (black) and NC approach with offset (purple). For
the given configuration, the integration of offset results in
improvement of delay computation by 12.5%.
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IV. EVALUATION OF AN INDUSTRIAL CONFIGURATION
Now we show the evaluation of proposed approach on
an industrial-size configuration. It includes 96 end systems,
8 switches, 984 flows, and 6276 paths (due to VL multi-
cast characteristics). The flows are divided into three classes
namely critical flows, multimedia flows and best effort flows.
Table V shows the DRR scheduler configuration at each output
port. Definite offsets are generated, using the algorithm in [2].
TABLE V: DRR Scheduler Configuration for Industrial Net-
work
Class Number
of Flows
Frame
Length
(byte)
Qx
(byte)
BAG
(msec)
Category
C1 128 84 - 147 3070 4 - 128 Critical
C2 590 84 - 475 1535 2 - 128 Multimedia
C3 266 84 - 1535 1535 2 - 128 Best-effort
Figure 8 shows a comparison between classical NC ap-
proach and NC approach with integrated offset, the average
improvement of the E2E delay bound computed in the given
industrial configuration is 26.9% and a maximum gain of
70.05%. This is a significant improvement. However, as shown
in [2], a much higher average gain was obtained with FIFO
scheduling on a similar configuration. This result is not
surprising. Indeed, with DRR, only flows from the same class
are offset dependent. It leads to smaller sets of flows.
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Fig. 8: E2E delay : NC DRR vs. NC DRR + Offset
It has been shown in [1] that, bursts in each output port can
be limited, since flows arriving from the same input link are
serialized and, consequently, they cannot arrive at the same
time. This serialization effect can be directly integrated in
arrival curves, in the same manner as in [1]. As shown in
Figure 9, it leads to a further average reduction of 2.43%,
with a maximum reduction of 14.75%. The reduction is small
because, thanks to offsets, there are only few bursts.
In the figure 8 and 9, the paths are sorted by decreasing
order of comparative gain in E2E Delay computation. For
example, in Figure 8, there are at least 4000 flow paths for
which the gain is more than 20%.
V. CONCLUSION
In this paper, we combine two existing contributions in the
context of real-time switched Ethernet networks:
• worst-case traversal time analysis for deficit round robin
service discipline, based on network calculus,
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+ Grouping
• integration of offsets in worst-case traversal time analysis
in the context of FIFO.
First, we show how offsets can be integrated in WCTT analysis
for DRR. Second we evaluate the benefit of this integration.
On a realistic case study, the average reduction of worst-case
end-to-end latencies is 26.9%. This result shows the significant
impact of the scheduling of flows at their source nodes on
worst-case latencies.
As future work, we plan to optimize WCTT analysis for
DRR. Indeed, the existing approach builds service curves
without considering effective traffic. Thus it considers that all
the classes are always active, which might not be the case.
We also plan to extend our work to other service disciplines
such as Weighted Round Robin, which leads to simpler
implementations in switches.
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